Abstract-This paper describes a novel two-stage search technique which is intended to support the configuration of time-triggered schedulers for use with resource-constrained embedded systems which employ a single processor. Our overall goal is to identify a scheduler implementation which will ensure that: 1) all task constraints are met; 2) CPU power consumption is "as low as possible"; and 3) a fully cooperative scheduler architecture is employed whenever possible. Our search process is not exhaustive, and it might be described as "best characteristics first" approach. We proceed iteratively, stopping the search when we have identified the first workable solution. We assume that-because we have begun the search with "best characteristics"-any schedule identified will represent a good (but not necessarily completely optimal) solution. We show that the proposed configuration algorithm is highly effective. We also demonstrate that the algorithm has much lower complexity than alternative "branch and bound" search schemes. We conclude by making some suggestions for future work in this area.
I. INTRODUCTION
T HIS paper describes a novel two-stage search technique which is intended to support the configuration of schedulers for use with resource-constrained embedded systems. The specific implementation options which we consider are a timetriggered cooperative (TTC) scheduler (a form of cyclic executive, e.g., [1] ), and a time-triggered "hybrid" (TTH) scheduler (sometimes referred to as a "multi-rate executive with interrupts" [2] ). Such architectures are employed frequently in low-cost control systems (e.g., automotive control [3] ) and in condition-monitoring/fault diagnosis systems (e.g., [4] ). Other recent uses of such simple schedulers can also be noted. For example, Gangoiti et al. [16] used a fixed-polling binary tree for USB bandwidth scheduling using a cyclic-executive-based approach "which has low run-time overhead" [16] . They showed that this method helped to guarantee the quality of service requirements for the device. In another recent study, Huang et al. [17] used co-simulation of different tools employed in PLC programming and process modelling and simulation. They use a cyclic executive design to mark the time instants in which data exchange must be performed for each control loop, in order to facilitate the design of the simulation steps in both tools. The type of TTC scheduler implementation discussed in this paper is usually implemented using a hardware timer, which is set to generate interrupts on a periodic basis (with "tick intervals" of around 1 ms being typical). In most cases, the tasks will be executed from a "dispatcher" (function), invoked after every scheduler tick. The dispatcher examines each task in its list and executes (in priority order) any tasks which are due to run in this tick interval. The scheduler then places the processor into an "idle" (power saving) mode, where it will remain until the next tick. Fig. 1 shows an example of three tasks run with TTC scheduler with a tick interval of 1 ms. Please note that the offsets (the time, measured from the start of the schedule, at which the task first starts execution) of Task A and Task B are zero while the offset of Task C is 1 ms.
Whether a TTC or TTH implementation is used, a number of key scheduler parameters must be determined (including the tick interval, task order, and initial delay-or phase-of each task). Inappropriate choices may mean that a given task set cannot be scheduled (at all). Where the parameter set does ensure that all tasks are scheduled, inappropriate decisions may still lead to unnecessarily high levels of task jitter and/or to increased system power consumption. It has been demonstrated in previous studies that the problem of determining these parameters is NP-hard [7] - [14] .
Our goal in this paper is to automate the process of parameter selection for this important class of low-resource schedulers. In determining these parameters, we aim to ensure that: 1) task constraints are met; 2) power consumption is "as low as possible"; and 3) a fully cooperative scheduler architecture is employed whenever possible.
The remainder of this paper is organized as follows. In Section II, we review previous work in scheduler design and selection. In Section III, we introduce and describe a scheduling algorithm ("TTSA1") which is used to automate the process of scheduler selection and configuration. In Section IV, we describe the process used to assess this algorithm and present the results obtained from this assessment. Finally, in Section V, we discuss the results, present our conclusions, and make some suggestions for future work.
II. RELATED WORK
In this section, we review previous work in this area.
A. Time-Triggered Software Architectures for Resource-Constrained Systems
This paper is concerned with the development of software for an important class of embedded systems in which there are two (sometimes conflicting) constraints. First (in order to reduce costs), we wish to implement the design on a low-cost microcontroller which has-compared to a desktop computer-very limited memory and CPU performance. Second, we wish to produce a system with low levels of task jitter (typically around 1 ), because the application may involve periodic data sampling.
In order to minimize costs and maximize predictability in this type of application, we wish to keep the software architecture as simple as possible. As a consequence, instead of a full RTOS, some form of simple scheduler is generally used. For example, a cyclic executive [7] , [15] is a form of cooperative (or "nonpreemptive") scheduler which has a "time triggered" [8] -as opposed to event-triggered [1]-architecture. Provided that an appropriate implementation is used, a time-triggered, cooperative (TTC) architecture is a good match for a wide range of low-cost, resource-constrained applications. TTC architectures also demonstrate very low levels of task jitter [15] , and they can maintain their low-jitter characteristics even when techniques such as dynamic voltage scaling (DVS) are employed to reduce system power consumption [6] .
Despite some attractive features, such a TTC solution is not always appropriate. As Allworth has noted: "[The] main drawback with this [co-operative] approach is that while the current process is running, the system is not responsive to changes in the environment. Therefore, system processes must be extremely brief if the real-time response [of the] system is not to be impaired." [18] . In this case, a pure cooperative scheduler will not generally be suitable. In such circumstances, it is tempting to opt immediately for a fully preemptive design. Indeed, some studies seem to suggest that this is the only viable alternative (e.g., [15] , [19] ). However, there are other design options available. For example, a single, time-triggered, preempting task can be added to a TTC architecture, to give what we have called a "time-triggered hybrid" (TTH) scheduler [20] , [21] and others have called a "multi-rate executive with interrupts" [2] . Use of a TTH scheduler allows the system designer to create a static schedule made up of 1) a collection of tasks which operate cooperatively and 2) a single-short-preempting task; see Fig. 2 . Please note that in this schedule, the cooperative tasks all have the same priority (Priority C) while the preempting task has Priority P. We assume that Priority P Priority C. Please also note that all tasks are periodic. This is in contrast to architectures investigated in some previous studies (e.g., [22] ) which have sought to integrate time-triggered task scheduling with the response to aperiodic (event-related) interrupts.
In systems employing a TTH architecture, the preempting task may be used for periodic data acquisition, typically by means of an analogue-to-digital converter or similar device. Such requirements are common in, for example, control systems [23] , and applications which involve data sampling and fast Fourier transforms (FFTs) or similar techniques: see, for example, the work by Schlindwein et al. [4] .
Please note that it is not our intention to imply that a TTH architecture has-in terms of its scheduling behavior-any particularly novel characteristics. Indeed, in many cases, a TTH architecture will be used to implement a common "rate-monotonic" schedule: this type of schedule has been extensively studied over a number of years: see, for example, work by Liu and Layland [24] through to work by Buttazzo [23] . In addition, it should be emphasized that we support in this architecture only a single preempting task (since this is all we require). As a consequence, in terms of a theoretical scheduling analysis, this type of scheduler is of limited interest. However, in a resource-constrained embedded system, it is a very attractive proposition because it allows us to create a scheduler with minimal resource requirements which is precisely matched to the needs of many practical applications.
B. Challenges With Simple TT Architecture
Two key challenges facing the developers of simple TTC and TTH designs are the possibility of task overruns (at run time) and the schedule fragility (at design time). We consider these challenges in this section.
1) Impact of Long Tasks During System Execution:
As we discussed in the previous subsection, TTH architectures allow a designer to execute one or more tasks of worst-case execution time (WCET) and also respond within an interval to external events, such that This solution can be effective, for many designs, if the WCET of every task is known at design time. Unfortunately, as many researchers have observed [24] - [32] , determining the WCET of tasks is rarely straightforward.
Lack of knowledge about WCETs is a problem which faces the developers of many embedded systems (not just those based on TTC/TTH designs). For example, as Gergeleit and Nett have noted: "Nearly all known real-time scheduling approaches rely on the knowledge of WCETs for all tasks of the system." [29] . Nonetheless, the fact that a TTC/TTH architectures employs static scheduling (and, even in the case of TTH, a very limited degree of preemption) means that-in the event of a task overrun-the problem may not even be detected (let alone resolved). This may have a serious impact on the system behavior. For example, as Buttazzo has noted: "[Co-operative] scheduling is fragile during overload situations, since a task exceeding its predicted execution time could generate (if not aborted) a domino effect on the subsequent tasks" [23] .
One simple solution to this problem is to err on the side of caution when employing WCET estimates, thereby reducing the chances that an overrun will occur. Typical "safety margins" used in this way are said to be around 20% [33] . Such an approach is simple and can be effective, but it inevitably adds to costs. An alternative is to be slightly more conservative when estimating WCET values (e.g., add 5% to accurate estimates) and then extend the scheduler (or add additional hardware) in such a way that (at run time) any overrunning tasks can be shut down, and/or the schedule can be adjusted. This can be done by employing some form of "watchdog timer" (e.g., [34] ) in a "scheduler watchdog" design (e.g., [35] ). Alternatively, greater control over the system behavior can be obtained by using a "task guardian" [36] .
2) Fragility of TTH and TTC Designs: Using mechanisms such as those outlined in the previous section, we can obtain highly predictable behavior from TTC and TTH designs, even in the event of task overruns (due to error situations or design problems). However, it remains the case that-during the design process-TTC/TTH designs are "fragile": that is, small changes to the timing of particular tasks can mean that the developer has to make substantial changes to the whole schedule (e.g., see [1] ). Our focus in this paper is therefore on ways in which the process of configuring TT schedulers for use in single-processor embedded systems can be automated.
In general, automated code generation holds the promise of reducing the time and effort required to implement safety-critical systems, while at the same time eliminating errors introduced in this stage of development [37] . Industries such as aerospace and automotive have made extensive use of automatic code generation tools aimed at control and signal processing systems [38] - [40] . They are used first to model systems and then to generate code. Originally, code was generated automatically for prototyping platforms or PCs. More recently, code generation has become a more practical means of generating production code for embedded hardware. It is thought that many thousands of cars now rely on code generated using these techniques [38] .
Automatic generation of schedules and schedulers is less common than "general purpose" code generation, but some work has been done in this area, too. For example, Tindell et al. [9] used the simulated annealing technique to solve the problem of allocating a number of tasks to a number of processors in a distributed hard real-time architecture. Ekelin and Jonsson [10] addressed the problem of task allocation and scheduling using constraint programming heuristics. Xu and Parnas [41] presented a branch and bound algorithm that finds the optimal schedule (if one exists), for a set of processes. The scheduler considered supports a limited degree of preemption. Xu [42] extended the previous study to find a feasible cooperative scheduler (if one exists) in a multiprocessor environment. Kovalyov and Xu [43] went on to further refine this algorithm. Sandström and Norström [44] used genetic algorithms to assign attributes such as priorities and offsets to a set of tasks that have complex timing constraints in a preemptive priority based run-time systems (using off-the-shelf operating systems). Dobrin and Fohler [45] also describe some useful techniques which are intended to help lower the overheads (in systems involving time-triggered scheduling and task preemption) by reducing the number of task preemptions which occur.
All of this previous work is relevant to a discussion about tool support for scheduler design. However, none of this previous work relates directly to TTC/TTH architectures: instead, such previous studies have tended to focus on "conventional" RT operating systems (e.g., VxWorks [44] ). Such operating systems exceed the resource requirements available in the types of processor considered in this study.
While previous studies on scheduler parameter selection do not relate directly to the work presented in this paper, there has been considerable work on the "automatic" creation of systems with a TTC architecture (e.g., [46] , [47] ). Such work supports the creation of code for complete TTC systems (including the system scheduler) using a collection of "design patterns." Such tools do not (so far) support the creation of systems with a TTH architecture [5] . In addition, even with TTC architectures, the user still needs to "hand tune" some task parameters (like the offset) and scheduler parameters (like the tick interval). The work presented in this paper seeks to address the problem of choosing between TTC and TTH schedulers and-for the chosen scheduler-determining an appropriate set of task parameters.
III. TTSA1 SCHEDULING ALGORITHM
In Section II, we considered the need for tools which will help to automate the process of developing TTC and TTH schedules. In the remainder of this paper, we present and assess a novel algorithm which addresses this need. For ease of reference, we call this algorithm "time-triggered scheduling algorithm 1" (TTSA1). We describe TTSA1 in this section.
A. Overview
The pseudocode shown in Fig. 3 describes TTSA1 . The input to TTSA1 is a list of task specifications and constraints. The algorithm tests the schedulability of the given task set, first using the TTC scheduler. If the task set cannot be scheduled with the TTC scheduler, the process is repeated using the TTH scheduler (see Fig. 4 ).
The output from the algorithm depends on the results of each schedulability test, as follows.
• If all the tasks are schedulable, a suitable tick interval is calculated, along with the task order and the required offset value for each task.
• If the tasks cannot all be scheduled, a list of the schedulable tasks is generated. 1 Fig. 3 . Pseudocode for the TTSA1 algorithm.
To achieve this result, TTSA1 begins by sorting the tasks according to two criteria: 1) task precedence and 2) task deadline (earliest deadline first). It is then assumed that the first task will run with zero offset and the algorithm tries to find a suitable offset for the second task, using the longest possible tick interval. If such an offset is identified (and the constraints of both tasks are met), a third task is added to the system and the process is repeated. We carry on in this way until all tasks have been scheduled (if this proves possible); see Fig. 4 .
Please note that our search process is not exhaustive, and it might be described as "best characteristics first" approach: for example, we start with a long tick interval (which is known to reduce power consumption; see Appendix A), and we gradually reduce the tick interval until we match the timing needs of the application (if ever). We proceed iteratively, stopping the search when we have identified the first workable solution. We assume that-because we have begun the search with "best character- istics"-any schedule identified will represent a good (but not necessarily completely optimal) solution. 
B. Tick Interval
We have previously stated that an inappropriate choice of tick interval may mean that a given task set cannot be scheduled (at all). We illustrate this situation here with a simple example.
Suppose that we employ a tick interval of 2 ms with the task set shown in Table I (assuming zero offsets), Task B will always run after Task A (in the same tick) and can miss its deadline. However, using a tick interval of 1 ms and appropriate task offsets, changing the offset of Task B to 1 ms (1 tick), means that all tasks meet their deadlines.
Where the parameter set does ensure that all tasks are scheduled, inappropriate choice of tick interval may still lead-for example-to increased system power consumption. We have not been able to find evidence in the literature to back up this observation. Results from a small empirical study illustrating this result are therefore presented in Appendix A.
To find the most suitable (that is, longest possible) tick interval, the algorithm checks the schedulability using all the common divisors of the task periods, starting with the greatest common divisor (GCD) for the best results in power reduction. The algorithm stops at the largest possible tick interval with which all the tasks meet their deadlines (if such an interval exists).
C. Offset
Choice of offset can have a significant impact on the levels of task jitter in the system.
As an example of the impact of an inappropriate offset choice, please see Table II . In this example, the task set cannot all be scheduled because the sum of the WCETs means that Task C cannot meet its deadline (and there will also be significant jitter in the start times of Task A).
By using a suitable tick interval and adjusting the task offsets, we can often achieve a workable schedule (e.g., see [48] , [49] ). For example, the tasks in Table II can be scheduled if we use a tick interval of 5 ms and adjust the offset of Task C to 5 ms (1 tick).
D. Test Period
Choosing a suitable offset for each task may require that we test the schedule (using different offset combinations) over a period of time long enough to determine that all the tasks will meet their deadlines (or not). Since all tasks are periodic, we need to test for schedulability over the "major cycle"-a period of time equal to the least common multiple (LCM) of the task periods: e.g., [7] .
In addition, since each task may have a different offset, the full schedule will not necessarily begin immediately: instead, the algorithm must therefore test the schedule for one complete cycle, measured from the time that the last task to be added to the schedule is executed for the first time. Finally, we may also need to consider the task behavior at the boundary between the end of one (major) cycle and the start of the next.
As a result, for a given tick interval and set of offsets, the testing period used in this paper is represented by the following, the units here are "ticks":
(1) We further assume (for the purposes of this paper) that the offset of a task is in the range of [0, period], assuming that values of offset and period are expressed in ticks.
So for a set of tasks, the longest test period can be calculated from (2) It can be seen from (2) that-in theory-the LCM of the task periods and hence the test period could be very long (particularly in large task sets with co-prime periods). However, in practice, there may be some flexibility in the choice of task periods [20] , [50] . As an example Gerber et al. [51] , [52] present a design methodology in which the end-to-end timing constraints (which is initially defined in such a way like: the car dynamics, such as speed, must be updates, based on the input throttle position, within period of 5 ms) are transformed into a set of intermediate rate constraints. They introduce an algorithm that solves these constraints by minimizing the CPU utilization. They show that a feasible solution for task constraints (like the period) can found by considering the period harmonicity relationship of that task with all its successors. Kim et al. [53] go further to improve and automate this period calibration method.
E. Task Starting Time
At any time, task is considered to be due to run at tick "Tick_Num" if the condition represented by the following is true:
F. Deadline Checking
The task deadline is the time, measured from the start of the period, before which the task must finish its execution (sometimes called the "relative deadline": e.g., [44] ).
Assuming that a specific segment of , which has deadline that is less than or equal to , begin its execution at time "Starting_Time" and finishes its execution at time "Finishing_Time" this task is considered to have met its deadline if the condition in the following is satisfied for all its segments: (4)
G. Taking Scheduler Overheads Into Account
The scheduler overhead may have a considerable impact on the schedulability of the task set. This overhead arises from the time spent in handling the tick interrupt, the time spent in updating and testing the delay of each task in turn (in order to check which task should run next), and the time spent in saving/resuming the state of preempted tasks in TTH designs. The level of this overhead depends on many factors, including the number of tasks in the system, the scheduler type, and the speed of the hardware used to implement the system. Previous work has been conducted in this area, for example, Sandström et al. [22] handle the interrupt overhead in an efficient, non-pessimistic way. In this paper, we introduce an alternative way of representing the overall scheduler overhead for a given number of tasks. We assume that the scheduler overhead can be represented by adding a dummy task to the set of tasks to be scheduled. This additional task is included in our schedule calculations at every tick and has a WCET equal to the actual scheduler overhead. This effect is shown in the Check_Sched() function (see Fig. 4 ).
Of course, we need to determine the WCET value for this "overhead" task. We cannot predict this value (without conducting an extensive-and expensive-modelling process). We therefore note that the maximum scheduling overhead will occur when all the tasks run in the same tick (if ever).
Assuming that we have tasks and that the scheduler enters "sleep" mode after running all the ready tasks in each tick (if there is time left), then the scheduling overhead is given by (5) The overhead can be determined empirically, using a scheduler with the same number of "dummy" (empty) tasks that will be employed in the final system. In this case, the last term in (5), , can be assumed to be 0, and a single set of measurements will be required for a given hardware platform, regardless of the particular system being implemented.
Determining the overhead in this way may seem to be unduly pessimistic for a static schedule. However, this measure of the maximum scheduler load is easily obtained (one single measurement, rather than having to make numerous measurements as we experiment with different schedules). In addition, making a precise measurement of this load is-in practice-not straightforward. We therefore choose to accept a slight risk that the scheduling decision made will be altered by the inaccuracy of this overhead measurement (indeed, we assume that any loss of accuracy that results from this approach is likely to be smaller than the errors which results from WCET approximations for the tasks: see Section II).
Please note that we can determine the value of time_spent_in_sleep_mode either through the use of a hardware simulator or by making direct measurements from the hardware.
IV. EVALUATING THE TTSA1 ALGORITHM
We evaluate the TTSA1 algorithm in this section. The "branch and bound" algorithm (BaB) was chosen previously as a benchmark to test the effectiveness of other heuristic algorithms [14] . The same algorithm is adapted here to evaluate the effectiveness of the TTSA1 algorithm.
A. Algorithm Complexity
Consider a set of independent tasks, , with periods , respectively. As previously discussed, the offset of task is assumed to take any value from zero to . Choosing a suitable set of offsets may require testing schedulability over the period defined by (1) .
Using the BaB search algorithm, a partial schedule is constructed by adding tasks one by one to the system (trying all possible offsets of this task). A branch is terminated if the constraints of any added task, or the task under test, are violated. Ignoring the possible task offsets, in the worst case, this will require testing paths each of length ; this has a complexity of which is "computationally intractable and cannot be used in practical systems when the number of tasks is high" [54] . In this case, the longest testing period will therefore be given by (6) at the bottom of the page. (6) TABLE III  SAMPLE OF TASK SPECIFICATIONS AND CONSTRAINTS (SET OF THREE TASKS) This problem has an order of complexity , where is the period (in ticks).
By contrast, the TTSA1 algorithm tries only a subset of the possible offset combinations. In this case, the longest testing period will be given by (7) at the bottom of the page.
The complexity of this algorithm is or simply . Please note that summation in (7) starts from index 2 (rather than index 1). This is because the TTSA1 algorithm assumes that, after sorting the set of tasks, the first task is added to the system with offset 0. The offsets of subsequent tasks are determined at the time they are added to the system (one by one).
Once an offset for a given task is identified, this is "fixed."
Please also note that these calculations ignore the effort required to determine the scheduler overhead (for both the BaB and TTSA1 calculations).
B. Algorithm Performance
An empirical test of the performance of the TTSA1 algorithm was carried out. The procedure and results obtained by applying the algorithm to a set of interdependent tasks are detailed in this section.
1) Method: The schedulability of the task sets was assessed using the BaB search. The results were then compared with those obtained using the TTSA1 algorithm.
The chosen hardware platform was an NXP (formerly Philips) LPC2129 microcontroller running on a small evaluation board. The LPC2129 is based on an ARM7TDMI core and is typical of modern (low cost) embedded processors. The tests were conducted as follows.
• The measurements of scheduler load were carried out using the NXP board.
• The BaB and the TTSA1 algorithm schedulability tests were carried out using a simple (custom) schedule simulator, running on a desktop PC (making use of the load information obtained from the NXP board).
2) Dataset Used:
To explore the effectiveness of this algorithm, 1000 sets of tasks were randomly generated. Each set consisted of three, four, and five tasks specified by WCET, deadline, and period. These specifications were generated according to the following criteria:
Task constraints of precedence, exclusion, distance, latency, and upper bound of jitter were also randomly generated and were in line with the findings from previous studies (e.g., see [41] , [44] ).
In order to simplify the calculations, task periods were (pseudo) randomly generated at multiples of 1 ms [constrained by (9) ]. Table III shows an example of a set of three tasks generated according to the above constraints.
3) Extending the Basic Algorithm: Variations on the original TTSA1 algorithm were also investigated in this trial. In the original algorithm (henceforth referred to as "TTSA1-EDF"), the tasks are added to the schedule "earliest deadline first."
We explored variations on this algorithm so that tasks were added.
• According to their slack-or laxity-time (least laxity first). This is "TTSA1-LLF" and is based on a "least laxity first" scheduling algorithm [55] .
• According to their periods (shortest period first). This "TTSA1-RM" is related to a rate monotonic scheduling strategy [24] . • According to their WCET (shortest WCET first). This is referred here as "TTSA1-SJF" and is related to a "shortest job first" scheduling strategy [56] . • According to their upper bound of jitter (shortest jitter first). This is referred here as "TTSA1-Jitter" 4) Results (Small Task Sets): The numbers of identified task sets that found to be scheduled using the TTSA1 and BaB are shown in Figs. 5-7. Please note that the results obtained by combining the (unique) results from TTSA1-EDF, TTSA1-LLF, TTSA1-RM, and TTSA1-SJF are shown in these figures as TTSA1-ALL. The number of trials until each of the (7) TABLE IV NUMBER OF TRIAL AND THE TOTAL TIME two algorithms identified the set of tasks as scheduled/unscheduled and the total time is also shown in Table IV .
From the results obtained, the following was noted.
• For both the TTC and TTH schedulers, the results obtained from TTSA1 (when overheads are taken into account) are found to be a subset of the complete list of valid schedules identified by the BaB search. In addition, although TTSA1 tests the schedulability using a subset of all the possible offset combinations, it produces results which are similar to those obtained with the BaB method.
• The criteria used for adding the tasks have an impact on the schedulability of the set (different criteria may give different results).
• Combining results from the variations of TTSA1 together gives results which are very close to those obtained from the BaB search while requiring a much lower number of trials, and hence less time (see Section IV-A).
5) Results (Large Task Set):
The results shown in Figs. 5-7 consider a maximum of five tasks. This is not an unrealistic number for the resource-constrained systems we are concerned with in this paper. However, this task set does not fully test the algorithm. In order to explore the performance of TTSA1 on larger problems, 1000 new data sets were created. Each data set consisted of 50 tasks, each with a maximum execution time of 1 ms and maximum period of 100 ms. The task sets were randomly created according to the constraints described previously. To reduce the length of the major cycle, task periods were randomly generated as a multiple of 10 ms. The results from this test are shown in Fig. 8 . It took approximately 10 s to complete the schedulability test for one set of 50 tasks using TTSA1-EDF, and a total of approximately 50 s to complete the test for TTSA1-All. It was not possible to complete this search using a BaB approach as this would have required performing a huge number of trials.
V. DISCUSSION AND CONCLUSIONS
Our aim in this paper has been to help automate the process of determining the parameters required to schedule a given set of tasks in a resource-constrained embedded system employing a TTC or TTH architecture. We believe that we have achieved this aim through the use of a novel algorithm which-while it does not perform an exhaustive search-does provide results close to those obtained in the BaB search, in a fraction of time. While searching for a workable scheduler, the proposed scheduling algorithm ensures the CPU power consumption is "as low as possible" (by choosing the longest possible tick interval), and that task constraints are met (by adjusting the tasks' offsets, tick interval, and task orders).
The results, while useful, still have scope for improvement. For example, we note that the match between TTSA1 and BaB is better for the TTC schedules than it is for the TTH schedules. As noted, the TTH designs support a single preempting task: in this study, we assume that this task should be the one with the shortest deadline, laxity, period, WCET, or jitter (for the TTSA1-EDF, TTSA1-LLF, TTSA1-RM, TTSA1-SJF, and TTSA1-Jitter algorithms, respectively). This choice may be unduly restrictive, not least when exclusion relations restrict the behavior of the preempting task (thereby, in many cases, marking the set as "unschedulable"). So choosing the preempting task amongst all the other tasks in the set has considerable effect on the results. Further work is required to explore this.
APPENDIX POWER CONSUMPTION VERSUS TICK INTERVAL
The simple time-triggered architectures which are discussed in this paper (TTC/TTH) are built on the idea of executing the tasks from a (dispatcher) function which is invoked every scheduler tick. This function updates the state of each task, runs "ready" tasks, and then places the processor into a power-saving mode until the next tick. If the tick interval employed is shorter than necessary, there may be some empty ticks (ticks in which there is no tasks ready to run) during which the system has to come out of the power saving mode to execute the dispatcher before the system goes back to the power-saving mode. This will, inevitably, increase power consumption when compared to a design with an "optimal" tick interval.
To illustrate the effect of tick interval on system power consumption, an empirical experiment was carried out. In this experiment, a set of three dummy tasks was used and run on an NXP LPC2106 microcontroller. The period of all the three tasks was set at 10 ms. The power consumption of the core microcontroller was measured using a range of different tick intervals. In each case, the results of several runs were averaged using both TTC and TTH architectures (see Table V ).
It can be noticed from Table V that, for both TTC and TTH, choosing the largest possible tick interval reduces the power consumption.
